Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15462 Discussions

What is the most efficient way to configure different weak pull ups for the same design to create different bitstreams?

KAthu
Beginner
183 Views

Hi,

 

I have a verilog design. I am trying create several different bitstreams from it, say 3. The only difference in those bit streams will be, which pins have weak pull-ups.

 

I know that one way to do this is to keep 3 revisions of the design and compile each separately.

 

Is there a more efficient way? Is there a way to synthesize and do the placement and fitting once for the whole design and then somehow link which pins should activate their weak-pullups to create 3 different bitstreams?

 

Thank you.

0 Kudos
1 Reply
YuanLi_S_Intel
Employee
120 Views

Hi Kasun,

 

No, you will need to reprogram in order to change the setting of weak pull ups on diff pins.

 

Thank You.

Reply