Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15311 Discussions

Whether the latches in design power-up with a default value 0 ?

Balaji_G_Intel
Employee
231 Views

According to Quartus Handbook on Topic Power-Up Level - "Registers in the device core hardware power up to 0 in all Altera devices." Do Latches also implemented with same behavior? If so how to enable them. Current default does not seem to have this power-up value.

 

0 Kudos
1 Reply
ak6dn
Valued Contributor II
67 Views

Physical registers power up to logic zero in the devices, but you can get a register to effectively power up to a logic one by inserting the sense of the logic (and Quartus can do that for you automatically). Thus the declarations (in verilog) 'reg somereg = 0;' and 'reg someother = 1;' are both legal and the registers will effectively power up to 0/1 respectively.

 

Latches are built with logic, so they will default to the value you have them assume (ie, can be 0 or 1 or 0/1 (ie, unknown)) depending on how you code the latch.

Reply