Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16600 Discussions

Why do I use FPGA to compile a program with different results?

FWang44
Beginner
468 Views

Or if the A signal is perfect, I move another B signal that is not relevant. After compiling, A is useless. Timing is correct. . Please ask the relevant personnel to guide me. Many people around me have such problems.Or if the A signal is perfect, I move another B signal that is not relevant. After compiling, A is useless. Timing is correct. . Please ask the relevant personnel to guide me. Many people around me have such problems.

0 Kudos
2 Replies
sstrell
Honored Contributor III
277 Views

Without seeing a design or code to try, there is no way to answer your question. There are many factors that affect how a design gets compiled or recompiled. Can you provide an example of what you're talking about?

 

#iwork4intel

0 Kudos
KhaiChein_Y_Intel
277 Views

Hi,

 

May I know if you have any updates? Can you provide the example?

 

Thanks.

0 Kudos
Reply