Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
15774 Discussions

altera_reserved_tck in timing analysis failure

dsun01
New Contributor III
165 Views

Dear Intel Support/Expert, 

I am compiling hip_a10gx_g3x8_avmm_dma256_1602 with Quartus Prime Pro 21.3. after update the IP and minor tune up, it compiles. but it has few timing analysis failures. 

most of the failure is the signal between the launch clock top|emif_0\emif_0_core_usr_clk and latch clock altera_reserved_tck

couldn't find altera_reserved_tck in the design because it is a hidden signal. if it is for the system configuration only, I don't think it has any relation to emif interface, in this case, is it reasonable to set these clock pair as false path? if not, how to optimize this path timing? 

 

thank you very much

 

question for the timing failure1.png

0 Kudos
5 Replies
FvM
New Contributor III
151 Views
jtag_clk is used in alt_sld debug functions which have been intentionally added to the design. Please check in which design entity the timing failing happens and why it involves a transfer between core and jtag clock.
ak6dn
Valued Contributor III
140 Views

I routinely include these commands in my .sdc file to mitigate timing paths related to the system clock and the JTAG clock:

 

# setup JTAG clock
set_false_path -from [get_ports {altera_reserved_*}] -to CPUCLK
set_false_path -from CPUCLK -to [get_ports {altera_reserved_*}]
create_clock -name altera_reserved_tck -period 40 {altera_reserved_tck}
remove_input_delay [get_ports {altera_reserved_tdi altera_reserved_tms}]
set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports {altera_reserved_tdi altera_reserved_tms}]
remove_output_delay [get_ports {altera_reserved_tdo}]
set_output_delay -clock altera_reserved_tck 3 [get_ports {altera_reserved_tdo}]

# Cut off paths between async clock domains
remove_clock_groups -all
set_clock_groups -asynchronous -group {CLOCK_50} -group {CPUCLK} -group {altera_reserved_tck}
Nurina
Employee
129 Views

Hi,


Does the above comment help?


Regards,

Nurina


dsun01
New Contributor III
92 Views

don't have a chance to try it during the holiday season. will give it a shot asap. thank you very much for all the helps. 

 

David

Nurina
Employee
47 Views

Hi,


I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution, give Kudos and rate 4/5 survey


Regards,

Nurina


Reply