cyclone v, addr in FPGA DDR to cl_mem

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

cyclone v, addr in FPGA DDR to cl_mem

1,209 Views

Hello,

We use Cyclone V and 2 DDR, one DDR is connected to hps(HPS_DDS) and second connected to FPGA part (FPGA_DDR).

We have VHDL core for grab frame(image) from camera into FPGA_DDR.

We have OpenCL kernel for process frame, where parameter zero is pointer to frame.

How i can convert addr in FPGA_DDR(frame_addr) to cl_mem(or some other) for call clSetKernelArg(kernel,0,&mem,sizeof(mem)) ?

(when i try

uint32_t frame_addr = 0x400000;

clSetKernelArg(kernel,0,&frame_addr,sizeof(frame_addr))

host program segfault in# 0 0xb5a236ec in acl_mem_is_valid () from /tftpboot/boot/opencl/arm32/lib/libalteracl.so# 1 0xb5a1924a in clSetKernelArgAltera () from /tftpboot/boot/opencl/arm32/lib/libalteracl.so

)

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.