Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I have known the function of set_max_fanout,but I don't understand how to confirm the parameter which following set_max_fanout.please help me! thank you!
That's the max fanout value. So if a register has a fanout of 35, and you do that assignment, you'll end up with 5 copies, 4 that have a fanout of 8 and 1 that has a fanout of 3. The following might help:
Max fanout is your constraint that you would manually enter to help timing. You can enter whatever value you want. The main purpose is to help the fitter place logic closer together, and hence achieve better timing.
