Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15319 Discussions

peak wire utilization 100% over

sakrin
Beginner
314 Views

After compiling a design, I looked at the Global Router Wire Utilization Map and saw that some of the utilization exceeded 100%. However, it seems that bitstreams are being generated.

Does this bitstream work properly?

This has been translated into English by a translation site. I apologize if it is incomplete.

0 Kudos
1 Solution
RichardTanSY_Intel
275 Views

The Global Router Wire Utilization Map gives a visual representation of estimated wire usage on the chip and give detailed information about what might be causing the route congestion.

Unless there is a fitter error saying unsuccessful, it should Not impact the bitstream generated once compilation passed.

View solution in original post

2 Replies
RichardTanSY_Intel
276 Views

The Global Router Wire Utilization Map gives a visual representation of estimated wire usage on the chip and give detailed information about what might be causing the route congestion.

Unless there is a fitter error saying unsuccessful, it should Not impact the bitstream generated once compilation passed.

sakrin
Beginner
267 Views
Reply