Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
759 Views

resetn for all HDL module ?

Hi, 

I have HDL module (is a counter) implemented with OpenCL kernel (like example 1 in Intel examples). This HDL module is called many times in the same kernel. As I understand each call of HDL module will instantiate one module in FPGA. So, for example, if I call the same HDL module 4 times in the same kernel. The 4 HDL module (the 4 counter) are SYNCHRONIZED with the same RESET and they will start at the same time or not ? 

Thank you,
0 Kudos
0 Replies
Reply