resetn for all HDL module ?

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

resetn for all HDL module ?

1,076 Views

Hi,

I have HDL module (is a counter) implemented with OpenCL kernel (like example 1 in Intel examples). This HDL module is called many times in the same kernel. As I understand each call of HDL module will instantiate one module in FPGA. So, for example, if I call the same HDL module 4 times in the same kernel. The 4 HDL module (the 4 counter) are SYNCHRONIZED with the same RESET and they will start at the same time or not ?

Thank you,

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.