Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15478 Discussions

resetn for all HDL module ?

Altera_Forum
Honored Contributor II
829 Views

Hi, 

I have HDL module (is a counter) implemented with OpenCL kernel (like example 1 in Intel examples). This HDL module is called many times in the same kernel. As I understand each call of HDL module will instantiate one module in FPGA. So, for example, if I call the same HDL module 4 times in the same kernel. The 4 HDL module (the 4 counter) are SYNCHRONIZED with the same RESET and they will start at the same time or not ? 

Thank you,
0 Kudos
0 Replies
Reply