Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

timing constraint

Altera_Forum
Honored Contributor II
1,112 Views

if i want path delays (one input pin to serveral registers) to be the same, how can i realize it? in timequest or chip planner? and how?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
494 Views

I have to ask why you want the path delays to be the same. As long as the signal is at each register, with sufficient setup time before the relevant clock edge, the register will acquire the right value. 

 

You can/should constrain your design to tell Quartus how this particular input signal behaves by setting any relevant input delay. Then Quatus will deal with the placement appropriately to ensure each register has the setup time require or it'll report a timing violation if it can't meet your constraint. 

 

Have a read of Quartus' online help on timing constraints: specifying timing constraints and exceptions (http://quartushelp.altera.com/14.0/master.htm#mergedprojects/analyze/sta/sta_pro_constraints.htm?gsa_pos=1&wt.oss_r=1&wt.oss=adding timing constraints) 

 

Regards, 

Alex
0 Kudos
Altera_Forum
Honored Contributor II
494 Views

I've seen this occasionally asked for when doing something like over-sampling an input, e.g. the data comes in asynchronously and drives 4 registers all with different phases of the clock.  

This is not easy to do. The set_max_skew constraint might help, but probably won't be correct. The fitter optimizes for setup timing first, i.e. it tries to get everything as short as possible. Then for hold timing or skew, it tries to add delay in the router. This is fine for hold, but is usually too course of a delay for situations like this. What often has to be done is hand-place the registers in LABs equidistant from the input pin. (Note that a LAB can only have 2 clocks, so in the case I mentioned they had to be spread across multiple LABs). That at least gets them close. The other thing I've seen done is the logic gets put into a partition, and so when you get a fit you like, you can set it to post-fit and lock down the placement and routing. 

Can you explain what you're doing. What device and how much skew can you handle? If it's really loose, then it might be easy, but if you're trying do really low skew between data paths, it might not be possible.
0 Kudos
Reply