Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

timing constraints for fpga with external bus interface.

Altera_Forum
Honored Contributor II
‎08-03-2011 04:22 AM
1,410 Views

I design my fpga as a device chip. It is connected to ARM in asynchrons external bus which contains signals cs, we, oe, data[0~31], addr[0~24]. 

I use a high speed clock(in fpga) to synchronous those signals.  

 

cs was selected as a trigger, which has passed through two flip-flop and synchronoused to in-fpga clock domain. it will generate a synchronoused pulse as a trigger. other signal of the interface would be stable when the pulse comes. 

 

my question is how to specific the timing constraints for those pins? how to make sure all of signals be sampled correctly?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.