Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17249 ディスカッション

timing path has same from and to nodes.

CosmoKramer
従業員
878件の閲覧回数

This is in the timing report and it is frustrating.  Why are from and to nodes same? How to read this timing path? 

 

From Node ; module|testfifo|empty~_Duplicate ;
To Node ; module|testfifo|empty~_Duplicate ;
Launch Clock ; somethingA|somethinB|ch0 ;
Latch Clock ; somethingA|somethinB|ch0 ;
; Data Arrival Time ; 9.774 ;
; Data Required Time ; 9.596 ;
; Slack ; -0.178 (VIOLATED)

0 件の賞賛
3 返答(返信)
sstrell
名誉コントリビューター III
851件の閲覧回数

Can you provide more detail on the design, target device, SDC constraints, etc.?  It's hard to tell what's happening here.  The path could be a feedback loop.

Nurina
従業員
842件の閲覧回数

Hello,


Can you share the .qar file of your project?

To do this, go to Project>Archive Project


Regards,

Nurina



Nurina
従業員
780件の閲覧回数

Hello,


Can you provide some updates?


Regards,

Nurina


返信