Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17254 Discussions

variable declared outside subprogram or process must be shared variable

Altera_Forum
Honored Contributor II
6,349 Views

variable set_10_external : STD_LOGIC; 

declaration error, variable declared outside subprogram or process must be shared variable 

 

already declared a variable, got error, isn't it shared variable 

 

architecture syn of Transmit2 is variable set_10_external : STD_LOGIC; begin H1:tether2 port map ( set_10 => set_10_external, --: IN STD_LOGIC; ...
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
4,197 Views

finally i use signal , passed

0 Kudos
Reply