Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

.vcd file generation

Altera_Forum
Honored Contributor II
1,094 Views

Hello, 

 

Is there a way to generate .vcd file from a testbench file in Quartus II? 

 

thanks, 

 

mj
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
407 Views

Oh, so frustrated.... I need help, anyone? :( 

 

Problem is the following (and I am going in circles it seems): 

 

I am trying to do power analysis using Quartus II power analyzer. I create .vwf file and perform functional and timing simulation and obtain a .vcd file that I use as input to power analyzer. And everything is fine. 

 

Problem occurs when someone else who is doing paralel power analysis on a same module (using Xilinx xpower) sends me a testbench and appropriate .vcd file (created using Xilinx tools). In order to compare our results I need to use given .vcd file. In order to perform simulation in QUartus I need that .vwf file.  

 

My question is how to go about this? Quartus simulatior needs .vwf file in order to generate .vcd. I cannot skip this process since I am doing power analysis. 

 

 

 

mj
0 Kudos
Reply