violating timing : TimeQuest is RED (unconstrained)

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

violating timing : TimeQuest is RED (unconstrained)

1,077 Views

Hi,

i'am beginner in QuartusII & vhdl (& english sorry). I try to design a modul .

When my 2 ram is full, i receive flag to begin "read". i read my RAM, wait busyUSB is falling, and change RAM to read too....

So unconstrained, i have violating timing in statemachine. I think that come from my design conception but i don't find my error

I attached my modul in attachements.

Please help and thanks

polyced

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.