Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

why I can't find lpm_latch in quartus 18?

zyun01
Novice
1,516 Views

提问.pngThere is many lpm like bustri I can't find

0 Kudos
4 Replies
Vicky1
Employee
1,122 Views

Hi,

Check under "Symbol Tool" -> "Megafunctions" -> "Storage" for Block Diagram/Schematic File.

Refer the below screenshot,

lpmlatch.JPG

Regards,

Vikas

0 Kudos
zyun01
Novice
1,122 Views

But How can I use it by verilog?

0 Kudos
Vicky1
Employee
1,122 Views

Hi,

  1. Open the .bdf file( already inserted the LPM_LATCH & edited the width parameter refer the screenshot)bdfverilog.JPG
  2. "File"->"Create & Update"->"Create HDL design file from current file.."
  3. check the .v file

let me know if this has helped to resolve your issue.

 

Regards.

Vikas

 

 

0 Kudos
zyun01
Novice
1,122 Views

Thanks for the quick reply .It have resolved my issue.​

Reply