Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
313 Discussions

How to connect2 Avalon MM masters to 1 MM slave

KSwam3
Beginner
1,321 Views

I am going to be using the EMIF IP to connect to a DDR4 memory. I have 2 MM masters trying to access the memory. I am trying to come up with a design in Qsys and cannot understand how to go about this. Essentially i am looking for something like an AXI interconnect in vivado where i could have 2 slave ports in and 1 master port out of the interconnect. But i guess in quartus the interconnect is used by default. How do i connect both my entities to the EMIF IP?

0 Kudos
1 Solution
sstrell
Honored Contributor III
466 Views

Yes, in Platform Designer (Qsys) you simply connect both masters to the same slave interface of the IP. You can do this in the Connections panel of the System Contents tab (clicking the correct dots) or select the slave interface there and open the Connections tab from the View menu and use the checkboxes there.

View solution in original post

2 Replies
Kenny_Tan
Moderator
466 Views
Just connect those in Qsys, it should handle the adaptation for you.
sstrell
Honored Contributor III
467 Views

Yes, in Platform Designer (Qsys) you simply connect both masters to the same slave interface of the IP. You can do this in the Connections panel of the System Contents tab (clicking the correct dots) or select the slave interface there and open the Connections tab from the View menu and use the checkboxes there.

Reply