Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
305 Discussions

How to create a design with DDR3 memory?

AMaga2
Beginner
1,062 Views

Hi everybody,

I'm developer FPGA's design but right now I wanna learn to develop designs with DDR3 SDRAM Memory. Does anyone know where I can get started?

0 Kudos
1 Reply
NurAida_A_Intel
Employee
267 Views

Hi AMaga2,

 

You can get started with generating the example design from the IP parameter editor first, and work with that design to get an idea of how everything should work by referring to this chapter 13.3 (Uni-PHY Based Example Design) of the external memory handbook:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/external-memory/emi_ip.p...

 

You can also check out this online training. It's older, but still completely applicable:

https://www.intel.com/content/www/us/en/programmable/support/training/course/omem1110.html

 

Hope this helps.

 

Thanks

 

Regards,

NAli1

Reply