Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
303 Discussions

Timing requirement about Avalon-ST in triple speed ethernt IP core

CJere3
Beginner
366 Views

in TSE datasheet,the timing requirement about the data using by Avalon-ST interface.but the figure 51 and 55(shown below) confuse me.in Avalon-ST transmit interface as shown in figure 55,when should I change the data,in rising edge or falling edge of ff_tx_clk,or both?like figure 55,and in receive operation in figure 51,when should I read the data,as shown in figure,using falling edge of ff_rx_clk,but figure 51 and 55 using the different timing diagram.avalon-st2.pngavalon-st1.png

0 Kudos
1 Reply
Deshi_Intel
Moderator
154 Views

HI,

 

The TX timing diagram may not draw it nicely but in general data is changing on rising clock edge.

 

Thanks.

 

Regards,

dlim

Reply