Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12748 ディスカッション

Can niosII-32 run from 16bits datas width SRAM?

Altera_Forum
名誉コントリビューター II
1,260件の閲覧回数

The altera 1c20 kits use two 16bits data width as a 32bits data width SRAM chip, i want to know is it possible to run niosii-32 in one 16bits data width SRAM chip? 

 

Thanks.
0 件の賞賛
4 返答(返信)
Altera_Forum
名誉コントリビューター II
572件の閲覧回数

of couse, it can. 

 

Please see "avalon bus specification"
Altera_Forum
名誉コントリビューター II
573件の閲覧回数

You could even run it from an 8 bit RAM chip. Bear in mind that performance will suffer, since the Avalon bus will have to make several RAM accesses to get each 32-bit instruction word.

Altera_Forum
名誉コントリビューター II
573件の閲覧回数

I have made a test program using 32bits on-chip memory to run simple printf("hello world") include in the main() function, it works fine, then only change 32bits on-chip memory to 16bits on-chip memory, others are not changed, it can not work, why? 

 

so i think that 32bits niosii-cpu can not run on the 16bits ram, is it right?
Altera_Forum
名誉コントリビューター II
573件の閲覧回数

There's nothing that should prevent you from using a memory that has a data width narrower or wider than 32 bits. Be sure, however, to pass the byte enables out to the memory, since this is how Avalon will control which bytes of the data are relevant. 

 

- slacker
返信