Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Double precision (64bit) floating point in NIOSII

Altera_Forum
Honored Contributor II
‎09-07-2004 01:59 AM
1,171 Views

Hi, 

 

I have had to make a DP FPU for a customer here - have done add and mult (divide yet to come) I have a full NIOSII project using this , which runs in the 1C20 NIOS board - anyone want me to post to IP downloads? 

 

Regards, 

 

 

Steve.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-07-2004 06:47 PM
466 Views

Please, we love to see IP downloads for use with Sopc builder/NiosII !!!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.