Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12748 Discussions

Nios Examples get many warnings on compile

Altera_Forum
Honored Contributor II
1,303 Views

Hi there, 

 

I am starting a new design with NiosII and have found that if I simply take the examples provided with the CDs I get hundreds of warning messages. This is would make it difficult to find &#39;real&#39; warnings after each compile. Anyone have any ideas on how to make them go away http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/biggrin.gif  

 

Thanks 

Todd
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
482 Views

As same for me, for each nios procesor i have a lot of warning but most of them are about "reduce registers" because of optimisations. So this warnings are normal, t my mind you should look to all the others warning.

0 Kudos
Altera_Forum
Honored Contributor II
482 Views

Not sure if you mean this but you can filter the warnings. Right click in the output window and turn off the levels of warnings that you are not interested in. Informational only, normal warnings or even errors, at least that way you&#39;ll get down to the important stuff.

0 Kudos
Altera_Forum
Honored Contributor II
482 Views

Thanks for the 2 replys. They were both useful. The issue I have is that there are 350 warnings with a small NiosII cpu, now when I add in my own IP blocks to the design I will have to go through all 350+ warnings and try to figure out which ones are related to the NiosII (which I have no controlver) and which ones are related to my IP blocks. This will need to be done every single time I compile my design. I would have thought there would have been an easy way to set thing up such that the Nios cpu doesn&#39;t create any warnings (or very few). 

 

Regards 

Todd
0 Kudos
Reply