Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Problem in using Nios2

Altera_Forum
Honored Contributor II
‎07-16-2006 01:30 PM
1,062 Views

I'm using a DE2 board.I have read image data in sdram in order to display on screen.However the vga contoller works on 27.715MHz,it read data on that frequency.But nios2 system operated on 50MHz,so the sdram output data on 50MHz.That's the question:How can vga controller cooperate with nios2,that is to control the reading data rate to 27.715? Thanks!

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.