Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

SSRAM on Altera DSP Development kits

Altera_Forum
Honored Contributor II
‎09-18-2004 01:22 PM
1,129 Views

The Altera DSP development kits (both the Stratix 1S80 and 1S25) contain 2Mbytes of fast SSRAM. Unfortunately, I have not been able to get this SSRAM to operate, with either a Nios 2 processor using SOPC builder, nor with DSP Builder. 

 

Its a little more complicated than simple SRAM because of the use of the clock and a few additional control signals so I am not even sure how to configure User Interface Logic as an Avalon module. 

 

I cannot find anything on the Altera web site that talks about how to use this memory, other than a listing if the pin assignments in the user manuals for those two boards. Am I missing a reference design somewhere for either of these 2 boards that shows how to use this memory?  

 

The memory is the IDT 71V3578 256Kx18. There are 4 of these on the boards. The data sheet is: 

 

http://www1.idt.com/pcms/tempdocs/71v3578_ds_34501.pdf (http://www1.idt.com/pcms/tempdocs/71v3578_ds_34501.pdf) 

 

Any suggestions ? 

 

dwc
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.