Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

SW loader issues

Altera_Forum
Honored Contributor II
‎07-23-2009 07:07 AM
1,103 Views

Hello nios users, 

 

I am trying to write a code that enables to load SW image (in S-REC format) to the flash via UART. 

 

I have encountered several issuse: 

 

1. the altera default set the SW flash image (created from .elf) directly after HW image (.sof). I believe I can place it whereever I want, but what should I do so the boot loader will know from where to start loading image to RAM after reset? 

 

2. To accelerate the process, I want to use an existing UART set to slow baud rate. can I change the baud rate of an UART during SW run-time without the need of creating new .ptf and rebuild with it? 

 

thanks a lot for your help, 

 

A.G.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-24-2009 07:00 AM
406 Views

You will probably need to customise the boot loader. There is an Altera Application Note, AN458, which might prove helpful. 

 

You can alter the baud rate of the UART at runtime as long as you enabled the option in SOPC Builder (make the clock divisor register writeable).
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.