Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12744 Discussions

Why is Nios2 data chache line so short?

Altera_Forum
Honored Contributor II
‎04-05-2005 09:44 AM
1,412 Views

In Nios2 Processor Handbook I'd noticed tha there is only one word per data chache line. 

Why had altera designed that ? In my mind the data cache would slow data traffic severity, 

because the cpu data master isn't latency-aware. It's that? I'm really mixed !  

Maybe we can design a own's data cache port? Had Anybody do it?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-05-2005 04:41 PM
724 Views

Some helpful changes along these lines are coming in the next Nios II release. Sorry I cannot be more specific until the product is released (in the coming weeks).

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-06-2005 12:23 PM
724 Views

Thank you! 

I&#39;d liked to listen to this message http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/smile.gif  

regards!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.