Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

how to handle sram and flash on nios system boars

Altera_Forum
Honored Contributor II
1,088 Views

i donnot know how to connect sram and flash on my niso system board.hope someone can help me ?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
401 Views

Hi, 

 

I'm assuming you already have a flash setup in your SOPC builder system. Create a new SRAM component in SOPC builder using make new component. Define the attributes of the sram. Drop it into your SOPC system connect it to the avalon bus. The Data bus and address lines will be shared by both the SRAM and the flash. When you update your nios symbol in the bdf file(in quartus) it creates 3 control lines, Chip Select, Output enable and write Enable to control the SRAM. The address and data are connected automatically in quartus, so make sure they are on your systems PCB board. If you require them to be on seperate busses i expect you have to add a new avalon bus for each individual memory component. 

 

Mark
0 Kudos
Altera_Forum
Honored Contributor II
401 Views

http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/tongue.gif thanks!i did it as sram and flash share the address lines and data lines.it works well.

0 Kudos
Reply