Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

how to use Nios Jtag uart fifo interrupt

Altera_Forum
Honored Contributor II
‎03-27-2007 01:50 PM
1,332 Views

http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/sad.gif when a core of JTAG_UART is inserted to a system, the value of Write FIFO IRQ threshold and Read FIFO IRQ threshold can be set, but if I can not use a system clock and I have to use this FIFO, how can I make it to raise an intterrupt when i only ONE byte. http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/blink.gif

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.