1G-10G Ethernet PHY via SGMII and XAUI

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

1G-10G Ethernet PHY via SGMII and XAUI

1,515 Views

Hi!

Thinking about how to implement a fully reconfigurable design where there my Ethernet PHY supporting 10M/100M/1000M/10G speeds is connected to my ArriaV GX via XAUI. In order to be able to operate at other speeds than 10G the PHY reconfigures its XAUI to SGMII (only one lane in use @ 1.25Gbps). How should I accommodate for that on my FPGA? Is there a way to have transceivers reconfigured between 4-lane XAUI @ 3.125G and 1-lane SGMII @ 1.25G and vice versa?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.