Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

2-D FIR filter

GDora
初学者
1,528 次查看
 
0 项奖励
4 回复数
a_x_h_75
新分销商 III
741 次查看

... is simpler than a 3-D FIR filter

0 项奖励
KeenYewL_Intel
主持人
741 次查看

Hello GDora, may i know what is your question actually? Is there anything you need help with?

0 项奖励
GDora
初学者
741 次查看

​I am looking to implement a 2-D FIR Filter for image resize or video scaling. Does Altera have any VHDL/Verilog type of application project that I can use as a reference. ALtera use to provide video scaler through megawizard but not any longer with latest version. But any older application notes can help.

0 项奖励
CheePin_C_Intel
741 次查看
Hi Ganesan, Sorry for the delay. Just would like to check with you if you are looking for scaler IP? If yes, for your information, we does support the Scaler II IP Core under the VIP suite. You may refer to the VIP user guide at https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_vip.pdf for further details to see if the Scaler II IP is something that you are looking for. Thank you.
0 项奖励
回复