3D eye measurement in Transceiver toolkit using Stratix V

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

3D eye measurement in Transceiver toolkit using Stratix V

953 Views

Hello,

I'm Insun. I'm a beginner of Stratix.

I've measured 3D eye contour using Stratix V for testing the signal integrity.

However, I don't know how can I convert the "eye width" and "eye height" into real dimension like time and voltage.

I already read a related document "overcome high-speed I/O verification challenges with Stratix V on-die instrumentation" which explains about the 3D eye measurement and concept of phase and vertical steps.

And I understood the concept of phase and vertical steps.

But I need to know the time and voltage of eye width and eye height results, not just sampling steps.

Please help me to get the answer.

Thank you.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.