Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

ALTLVDS & PLLs

Altera_Forum
Honored Contributor II
844 Views

Can the ALTLVDS_TX tx_inclock be driven by the output of another PLL in Cyclone II?  

Quartus II has an error saying can't fit fan out of the output of the PLL into a single clock region.  

Any idea's on how to get around this? 

 

Thanks  

Ben
0 Kudos
0 Replies
Reply