Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

ALTLVDS & PLLs

Altera_Forum
Honored Contributor II
‎07-02-2007 10:49 AM
1,137 Views

Can the ALTLVDS_TX tx_inclock be driven by the output of another PLL in Cyclone II?  

Quartus II has an error saying can't fit fan out of the output of the PLL into a single clock region.  

Any idea's on how to get around this? 

 

Thanks  

Ben
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.