- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I am looking to find the fabric speed of Agilex FPGA.
OPN: AGFA012R24C2E1V
Can you help to answer the following questions?
1) Is LVDS serdes a part of FPGA Fabric?
2) How do I find the Fabric speed of the above mentioned FPGA?
Looking at the data sheet, I got the following info. But I am not sure if it is the fabric speed.
Thanks
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What do you mean by "fabric speed"? Do you mean how fast a design can run in the device? That depends on the design and the device. You may see that devices can "run up to" a certain speed.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I wish to follow up on this. Do you need any more clarification?
Regards,
Aqid
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Aqid,
I am still not clear on the following two questions. Can you kindly answer this?
OPN: AGFA012R24C2E1V
1) Is LVDS serdes a part of FPGA Fabric?
2) How do I find the Fabric speed of the above mentioned FPGA?. I mean how fast can I run the state machines?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
The Intel® Agilex™ I/O system includes three types of I/O interfaces which includes GPIO interface.
GPIO interface has a feature where it supports LVDS serializer/deserializer (SERDES) through the True Differential Signaling I/Os in the GPIO banks. It can support the SERDES interfaces up to 1.6 Gbps.
You can implement your high-speed LVDS I/O design using the LVDS SERDES Intel® FPGA IP in the Intel® Quartus® Prime software. The software contains tools for you to create and compile your design, and configure your device.
The Intel® Quartus® Prime software allows you to prepare for device migration, set pin assignments, define placement restrictions, setup timing constraints, and customize the LVDS SERDES IP.
Regards,
Aqid
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page