Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20684 Discussions

Altera MAX10 enable clock-buffer primitives without synchronization?

Altera_Forum
Honored Contributor II
‎10-09-2017 08:02 AM
1,159 Views

Irrespective of the relative evil of gating clocks in FPGAs my understanding was that one should synchronize the enable signal to the clock being gated by means of a flip-flop chain.  

 

 

However, while studying the documentation for the MAX10 device I stumbled over the following section: clock enable signals (https://www.altera.com/documentation/mcn1395213337540.html#mcn1395926825834) where the figures 5 and 6 seem to indicate that no synchronization seems to be necessary.  

 

 

https://i.stack.imgur.com/hffeq.png  

 

(https://i.stack.imgur.com/hffeq.png) 

 

https://i.stack.imgur.com/n5b4c.png (https://i.stack.imgur.com/n5b4c.png) 

 

 

Do I miss something? 

 

Moreover, how should I constrain a gated clock?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-09-2017 09:14 AM
380 Views

I understand that there are no two stage registers but I believe the document meant to gate the clock with enable (generated from its domain) as per figure 5

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.