- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I have an Integer PLL instantiated in my Cyclone V SOC design. In Timequest, I noticed 2 possible nets to choose from for this PLL: 1. "FRACTIONAL_PLL_O_VCOPH0" 2. "outclk_wire[0]" Which one is correct for an Integer PLL ?Link Copied
7 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I assume you are talking about creating a generated clock for the output of the PLL. Instead of doing that, just use derive_pll_clocks. That automatically creates all the clock constraints for all PLL outputs, assuming you've constrained the input reference clocks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- I assume you are talking about creating a generated clock for the output of the PLL. Instead of doing that, just use derive_pll_clocks. That automatically creates all the clock constraints for all PLL outputs, assuming you've constrained the input reference clocks. --- Quote End --- No. I used "derive_pll_clocks" and: 1. "FRACTIONAL_PLL_O_VCOPH0" 2. "outclk_wire[0]" Are the names the tool gave to the PLL output clock.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The outclk_wire[0] would be the integer PLL output.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is there any way to make Timequest name this clock after the HDL net name connected to it ?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Where in Timequest are you looking? Sure you're not talking about SignalTap?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Timequest -> Constraints tab -> Add input delay...
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Is there any way to make Timequest name this clock after the HDL net name connected to it ? --- Quote End --- Unfortunately, no. That's the caveat for using derive_pll_clocks. If you want to give the derived clocks custom names to make them easier to recognize in reports and use in other constraints, generate an SDC report (or write out an SDC file with the -expand option enabled) to see the standard create_generated_clock commands for your PLL outputs. Then add the -name option to those constraints with the names you want to use.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page