- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have an IOPLL in my design with the associated reconfig block. I am able to reconfigure the counters associated with clock output 0 and see that reflected in the clock 0 output frequency. I am not able to do the same for other outputs of the same PLL. The divide values on the other outputs seem to be stuck at there initial values even though I am able to read back the new values that I have configured them to.
Thanks in advance.
Bob
Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Bob,
Can you try to reconfigure one PLL output at a time ?
Thank you,
Regards,
Sree
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have tried this to no avail and have opened a case (00436041).
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
sure bob,
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page