Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18960 Discussions

Are there any know issues dynamically configuring the Arria10 IOPLL?

RClan
Beginner
502 Views

I have an IOPLL in my design with the associated reconfig block. I am able to reconfigure the counters associated with clock output 0 and see that reflected in the clock 0 output frequency. I am not able to do the same for other outputs of the same PLL. The divide values on the other outputs seem to be stuck at there initial values even though I am able to read back the new values that I have configured them to.

 

Thanks in advance.

Bob

0 Kudos
3 Replies
SreekumarR_G_Intel
104 Views
Hello Bob, Can you try to reconfigure one PLL output at a time ? Thank you, Regards, Sree
RClan
Beginner
104 Views

I have tried this to no avail and have opened a case (00436041).

SreekumarR_G_Intel
104 Views
sure bob,
Reply