Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19315 Discussions

Arria V GX DDR Calibration Write Leveling

KCHUN4
Beginner
838 Views

I am used DDR Controller of Arria V.

I known that DDR Controller PHY's Calibration have 4 Stages.

Stage1. Read calibration part one - DQS enable calibration and DQ/DQS contering

Stage2. Write calibration part one - leveling

Stage3. Write calibration part two - DQ/DQS centering

Stage4. Read calibration part two - Read latency minimization

But I known that Arria V is not supported Write Leveling at DDR Controller Calibration.

So then, What does 'Calibration Sequencer of Arria V DDR Controller PHY' doing at 'stage2 Write Leveling'?

 

0 Kudos
1 Reply
Deshi_Intel
Moderator
106 Views

Hi KCHUN4,

 

The calibration process flow is generic explanation. For unique case like Cyclone V and Arria V that doesn't support leveling calibration, the particular calibration process will be skipped.

 

Thanks. ​

Reply