Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21612 Discussions

Avalon-MM master? in SOPC for a FLASH mem

Altera_Forum
Honored Contributor II
1,949 Views

Dear ALL 

 

I have opened the SOPC builder , added the FLash p30 along with the tristate_bridge. 

 

I am getting an error: 

Error: tristate_bridge: "tristate_bridge.avalon_slave" must be connected to an Avalon-MM master 

 

What is the Avalon-MM master? 

 

Could it be the VHDL code i wrote that add data or reads data at a certain memory loction 

 

Best Regards 

 

Dharmesh Joshi
0 Kudos
7 Replies
Altera_Forum
Honored Contributor II
829 Views

You really need to step back and read about the Avalon switch fabric. 

 

One such Master could be the Nios II processor. 

 

Another could be any item in the components list that can be a Maser to the Avalon Switch  

fabric. 

 

Perhaps a DMA master to some POI ports?
0 Kudos
Altera_Forum
Honored Contributor II
829 Views

Where can i get this info from 

 

So if i was create a simple VHDL that write to the salve bridge shouldent that work
0 Kudos
Altera_Forum
Honored Contributor II
829 Views
0 Kudos
Altera_Forum
Honored Contributor II
829 Views

Dear Avatar 

I have manged to get the SOPC working. Using the compnent wizrd i have made he Avlone master, i then edited the pins, so there are appropiate. I am now getting the following eerros 

 

Info: cfi_flash: Flash memory capacity: 16.0 MBytes (16777216 bytes). 

Error: hpdj_inst.m0: "cfi_flash.s1" cannot be at 0xffff (0x0 or 0x1000000 would be OK) 

Error: hpdj_inst.m0: "cfi_flash.s1" (0xffff..0x100fffe) outside range (0x0..0xffffff) 

Error: tristate_bridge.avalon_slave: Must be at address 0x0 

 

I have tried to correct it. BUt not changes to errors  

 

Am i correct in beliving this will generate a VHDL files that will let me write and read to the Flash. 

 

Regards Dharmesh Joshi
0 Kudos
Altera_Forum
Honored Contributor II
829 Views

You need to alter the base addresses of the Avalon Slaves in the SOPC Builder window to clear the messages. You can try "Auto-Assign Base Addresses" from the "System" menu. But if that doesn't work you can do it manually.

0 Kudos
Altera_Forum
Honored Contributor II
829 Views

Thanks Guys I got that working, and for some reason its no longer working. But i have got a VHDL generated. I just used the templet to create my master. 

 

Now when import the file into Quartus i get the following message 

 

Error: Node instance "the_Dj_Flaash_inst" instantiates undefined entity "Dj_Flaash_inst" 

 

the_Dj_Flaash_inst : Dj_Flaash_inst 

port map( 

avm_m0_address => Dj_Flaash_inst_m0_address, 

avm_m0_read_n => Dj_Flaash_inst_m0_read_n, 

avm_m0_write_n => Dj_Flaash_inst_m0_write_n, 

avm_m0_writedata => Dj_Flaash_inst_m0_writedata, 

avm_m0_readdata => Dj_Flaash_inst_m0_readdata, 

avm_m0_waitrequest => Dj_Flaash_inst_m0_waitrequest, 

clk => clk, 

reset_n => Dj_Flaash_inst_m0_reset_n 

); 

 

Can you shines som light.  

 

Once this is working have i done it correctly to be able to read and write to the memory. 

 

Thanks 

 

Djoshi
0 Kudos
Altera_Forum
Honored Contributor II
829 Views

You probably have the SOPC system generated. How about your Avalon master? The error message indicates that you don't have Dj_Flaash_inst source code written. 

 

What source do you plan to write your data from and where do you plan to read the data to? If your current read/write module is readily available, you can just convery the ports to match the Avalon-MM master spec.
0 Kudos
Reply