Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Comunicados
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussões

BUS TOOL Question!

Altera_Forum
Colaborador honorário II
1.245 Visualizações

Hi !  

I'm using bus tool for the first time and had a bit of a problem. Lets say i have two blocks(Black A and B) consisting of 3 IO. Block A has 3 outputs as of [3..0] and Block B has 3 inputs which receives in [3..0]. So when i attach the bus how should i label it? is there a certain way?  

I do know if i want to attach output pins to any bus i have to label the bus and the pins accordingly. But i'm stuck on just connecting two blocks! Please see my attachment !  

 

Thanks !
0 Kudos
3 Respostas
Altera_Forum
Colaborador honorário II
524 Visualizações

first of all. 

your name is OK. 

 

you don't need name for a bus which connected directory 

like between inst0 and inst1. 

also  

you can name them like "tmp_bus_a_b[3:0]" etc. 

 

the last one (Bus[0..11]) 

just cut off bus and wires. 

BUS and WIRE can not be connected directory but,each line is connected by there name. 

 

see you.
Altera_Forum
Colaborador honorário II
524 Visualizações

I forgot one thing. 

 

your bus [3..0] has '4' lines.
Altera_Forum
Colaborador honorário II
524 Visualizações

I would also use bus indexes [11..0]

Responder