Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

CPLD frequency doubling

Altera_Forum
Honored Contributor II
‎04-21-2011 04:10 AM
1,263 Views

hi， 

there is no pll or dll in CPLD  

I want to use CPLD to drive CCD，but have a problem，the clk must be 4 times，example 40Mhz input ，must be exitence 160Mhz。 

how can i do ？
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-26-2011 07:41 AM
554 Views

The CPLD don't have PLLs so you'll have to use an external pll or clock generator.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-29-2011 02:48 AM
554 Views

thank you ！！

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.