CPLD frequency doubling - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

CPLD frequency doubling

1,216 Views

hi，

there is no pll or dll in CPLD

I want to use CPLD to drive CCD，but have a problem，the clk must be 4 times，example 40Mhz input ，must be exitence 160Mhz。

how can i do ？

Link Copied

2 Replies

507 Views

The CPLD don't have PLLs so you'll have to use an external pll or clock generator.

Copy link

507 Views

thank you ！！

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.