Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

CPLD with Skylake CPU via eSPI interface

Altera_Forum
Honored Contributor II
1,555 Views

Hi, 

I own a project and there is a Altera CPLD attached to Skylake CPU via eSPI, Im wondering port a embedded Linux to access CPLD. 

Im sure there is a master CPLD driver build-in Linux kernel, should I write a customize eSPI slave driver for accessing this specific CPLD? 

I trace the source code of linux kernel, there is a C file - spi-altera.c, did it support all Altera product and using eSPI interface? 

Thanks. 

 

--Dirk
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
741 Views

 

--- Quote Start ---  

Hi, 

Im sure there is a master CPLD driver build-in Linux kernel, should I write a customize eSPI slave driver for accessing this specific CPLD? 

 

--- Quote End ---  

 

Most likely, yes. 

 

 

--- Quote Start ---  

 

I trace the source code of linux kernel, there is a C file - spi-altera.c, did it support all Altera product and using eSPI interface? 

 

--- Quote End ---  

 

That driver is for interfacing to the Altera SPI IP block (e.g. from a NIOS or ARM), which is not what you are doing.
0 Kudos
Reply