Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Can't use linux after configuring the FPGA !!

Altera_Forum
Honored Contributor II
‎04-12-2018 02:33 PM
1,855 Views

Hi ,  

I have an arria 10 SoC devkit, i have the default GSRD on HPS that contains the default partial reconfiguration rbfs (core.rbf , periph.rbf) , when i try to configure the FPGA using Quartus programmer tool with another design the linux stops and i can't access it neither by serial or by SSH ,  

need help any ideas ?  

 

Thank you
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-19-2018 08:09 AM
685 Views

If the software is trying to access a module in the FPGA while it is reconfigured, the CPU can hang. Check also that the relevant HPS2FPGA bridges are enabled. Can you do a reset of the CPU after you have configured the FPGA?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-19-2018 08:17 AM
685 Views

thank you for the response, no i can't the only thing i can do is restarting the board, and the software is not trying to access any module in the FPGA when i reconfigure it,  

i will check if the HPS2FPGA bridges are enabled but i don't think that's problem,
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.