Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

Clock Data Recovery in Stratix V Transceiver

Altera_Forum
Honored Contributor II
‎06-11-2017 03:38 PM
1,072 Views

Hello, 

 

I'm working on a project where I'm using the Transceiver of Stratix V and it is operating at 2 Gbps. I'm trying to use the Clock Data Recovery (CDR) in Lock to Data (LTD) mode but the output is not as expected. It works fine when using Lock to reference (LTR) mode. In LTD, I'm asserting the rx_digitalreset signal after rx_is_lockedtodata stops toggling but it doesn't want to work properly. 

 

So, what should I do? How can I make it function correctly? 

 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-16-2017 03:21 AM
210 Views

 

--- Quote Start ---  

 

So, what should I do? How can I make it function correctly? 

 

--- Quote End ---  

 

Simulate it. Look at the first few documents here for instructions:  

 

https://www.ovro.caltech.edu/~dwh/correlator/cobra_docs.html 

 

The Arria V GZ part uses the Stratix V transceivers.  

 

Cheers, 

Dave
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.