Clocking with Cyclone 10 Hard IP for PCIe, NIOS II processors, and mSGDMA.

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Clocking with Cyclone 10 Hard IP for PCIe, NIOS II processors, and mSGDMA.

290 Views

I have a project with several IP blocks in platform designer: Cyclone 10 Hard IP for PCIe, NIOS II, mSGDMA, emif, onchip memory, IOPLL, and LVDS. In Intel's example design for Hard IP for PCIe express, all clock inputs run off the "coreclkout_hip" of the PCIe hard IP. In this design if use the "coreclkout_hip" to run NIOS II process and mSGDMA it will not pass timing requirements. I've tried passing the clock through a buffer but get the same results.

What are clocking strategies for using multiple IP blocks with Hard IP for PCIe?

Thanks,

-Kyle

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.