Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20684 Discussions

Clocking with Cyclone 10 Hard IP for PCIe, NIOS II processors, and mSGDMA.


I have a project with several IP blocks in platform designer: Cyclone 10 Hard IP for PCIe, NIOS II, mSGDMA, emif, onchip memory, IOPLL, and LVDS. In Intel's example design for Hard IP for PCIe express, all clock inputs run off the "coreclkout_hip" of the PCIe hard IP. In this design if use the  "coreclkout_hip" to run NIOS II process and mSGDMA it will not pass timing requirements. I've tried passing the clock through a buffer but get the same results.


What are clocking strategies for using multiple IP blocks with Hard IP for PCIe?





0 Kudos
0 Replies