Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Converting DE2 Design to a CIII Board?

Altera_Forum
Honored Contributor II
‎11-13-2008 03:22 AM
1,102 Views

I am trying to convert a project designed for a DE2 board to a CIII DSP Board (EP3C120) 

 

This entails modifying the design to use DDR2 memory instead of SDRAM. Before I give myself a crash course on SD and DDR2 memory addressing/logic, does anyone have any hints to make my job easier? 

 

To be specific, the original design is for a DE2-70 board and has SSRam defined in the SOPC builder. Further, it has its own "SD-RAM Control 4 Port" verilog files for the control interface/data path. 

 

Thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-20-2008 05:45 AM
411 Views

You should change pins very correctly from cyclone II(DE) to cyclone III .USE pin maps of both cyclone devices (voltage and names).Create new pins map and load it into your Quartus project. It's routine but very important because altera's tutorial warned that pins connected in wrong way can burn circuit.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.