Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21588 Discussions

Cyc III LS Bank Separation

Altera_Forum
Honored Contributor II
1,032 Views

In my current design using the Cyclone III LS 150, it has been made necessary to setup the physical hardware in such a way that the Bank Separation can be turned on at a later date, if required. 

 

Does anyone have any experience with using this feature? 

 

 

To be sure I understand, here's an example with how I would do it: 

 

To isolate Bank 5 from its neighbors, I need to tie every IO pin with the suffix B4_B5 and B5_B6 to ground. Every GND pin with those suffixes should be tied to ground. Every VCCIO pin with those suffixes should be tied to whatever IO voltage I am using for that bank. 

 

Does that sound correct? 

 

Also, there are three NC pins that have the separation suffix. Should these also be tied to ground if those particular banks need isolation? 

 

Thanks!
0 Kudos
0 Replies
Reply