Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
19678 Discussions

Cyclone IV LVDS input emulated

Altera_Forum
Honored Contributor II
915 Views

Hi, 

 

The Cyclone IV handbook states that the top and bottom I/O banks used emulated LVDS transmitters, but I'm not seeing any comments on LVDS receivers. There is also an illustration showing the emulated transmitter but nothing on the receivers. Are the top and bottom LVDS receivers emulated as well? Is there any functional difference between the different banks' LVDS receivers? 

 

Thanks, 

Tobyn
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
155 Views

LVDS receivers use differential input stages which are available at all dedicated DIFFIO and DIFFCLK pin pairs. There's no thing like an "emulated LVDS receiver".

Altera_Forum
Honored Contributor II
155 Views

There's no difference between the different bank's LVDS receivers - none are identified as 'emulated' - although, in practice, all of them are. Just terminate with 100R as per the handbook. 

 

Cheers, 

Alex
Reply