Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Cyclone V - Dedicated configuration pins as GPIOs in user mode after AS configuration

GK4
Beginner
‎09-02-2020 08:07 AM
894 Views
Solved Jump to solution

Is it possible to use the dedicated configuration pins as GPIOs with the ASxX configuration sheme in user mode?
For example the AS_DATA[0..3] pins?
I've seen that there is an option to "enable input tri-state on active configuration pins in user mode", but the pins are not assignable.

0 Kudos
1 Solution
YuanLi_S_Intel
Employee
‎09-04-2020 02:05 AM
890 Views
Solved Jump to solution

Apologize that those pin are not usable.


View solution in original post

0 Kudos
Copy link

Link Copied

1 Reply
YuanLi_S_Intel
Employee
‎09-04-2020 02:05 AM
891 Views
Solved Jump to solution

Apologize that those pin are not usable.


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.